Index of /~saulius/paskaitos/VU/kompiuterių-architektūra/skaidrės/drawings/circuits

[ICO]NameLast modifiedSizeDescription
[PARENTDIR]Parent Directory  -  
[ ]CMOS-OR-gate.circ2020-09-02 07:27 4.0K 
[ ]CMOS-OR-gate-A1-B1.xcf2020-09-02 07:27 22K 
[IMG]CMOS-OR-gate-A1-B1.png2020-09-02 07:27 1.6K 
[ ]CMOS-OR-gate-A1-B0.xcf2020-09-02 07:27 22K 
[IMG]CMOS-OR-gate-A1-B0.png2020-09-02 07:27 1.7K 
[ ]CMOS-OR-gate-A0-B1.xcf2020-09-02 07:27 22K 
[IMG]CMOS-OR-gate-A0-B1.png2020-09-02 07:27 1.7K 
[ ]CMOS-OR-gate-A0-B0.xcf2020-09-02 07:27 23K 
[IMG]CMOS-OR-gate-A0-B0.png2020-09-02 07:27 2.5K 
[ ]CMOS-NOT-gate.circ2020-09-02 07:27 3.1K 
[ ]CMOS-NOT-gate-input-Low.xcf2020-09-02 07:27 17K 
[IMG]CMOS-NOT-gate-input-Low.png2020-09-02 07:27 2.1K 
[ ]CMOS-NOT-gate-input-High.xcf2020-09-02 07:27 17K 
[IMG]CMOS-NOT-gate-input-High.png2020-09-02 07:27 1.8K 
[ ]CMOS-NOR-gate.circ2020-09-02 07:27 3.8K 
[ ]CMOS-NOR-gate-half.circ2020-09-02 07:27 3.1K 
[ ]CMOS-NOR-gate-A1-B1.xcf2021-09-12 20:29 19K 
[IMG]CMOS-NOR-gate-A1-B1.png2021-09-12 20:29 2.6K 
[ ]CMOS-NOR-gate-A1-B0.xcf2021-09-12 20:29 19K 
[IMG]CMOS-NOR-gate-A1-B0.png2021-09-12 20:29 2.6K 
[ ]CMOS-NOR-gate-A0-B1.xcf2021-09-12 20:29 19K 
[IMG]CMOS-NOR-gate-A0-B1.png2021-09-12 20:29 2.6K 
[ ]CMOS-NOR-gate-A0-B0.xcf2021-09-12 20:29 19K 
[IMG]CMOS-NOR-gate-A0-B0.png2021-09-12 20:29 2.6K 
[ ]CMOS-NOR-NOT-gates.circ2021-09-12 21:09 5.2K 
[ ]CMOS-NOR-NOT-gates-A1-B1.xcf2021-09-13 14:50 27K 
[IMG]CMOS-NOR-NOT-gates-A1-B1.png2021-09-13 14:50 3.5K 
[ ]CMOS-NOR-NOT-gates-A1-B0.xcf2021-09-13 14:50 27K 
[IMG]CMOS-NOR-NOT-gates-A1-B0.png2021-09-13 14:50 3.5K 
[ ]CMOS-NOR-NOT-gates-A0-B1.xcf2021-09-13 14:50 27K 
[IMG]CMOS-NOR-NOT-gates-A0-B1.png2021-09-13 14:50 3.5K 
[ ]CMOS-NOR-NOT-gates-A0-B0.xcf2021-09-12 21:09 27K 
[IMG]CMOS-NOR-NOT-gates-A0-B0.png2021-09-12 21:09 3.5K 
[ ]CMOS-NAND-gate.circ2020-09-02 07:27 3.8K 
[ ]CMOS-NAND-gate-half.circ2021-09-12 16:45 3.2K 
[ ]CMOS-NAND-gate-half-A1-B1.xcf2021-09-12 16:45 15K 
[IMG]CMOS-NAND-gate-half-A1-B1.png2021-09-12 16:45 2.3K 
[ ]CMOS-NAND-gate-half-A1-B0.xcf2021-09-12 16:45 15K 
[IMG]CMOS-NAND-gate-half-A1-B0.png2021-09-12 16:45 2.3K 
[ ]CMOS-NAND-gate-half-A0-B1.xcf2021-09-12 16:45 15K 
[IMG]CMOS-NAND-gate-half-A0-B1.png2021-09-12 16:45 2.3K 
[ ]CMOS-NAND-gate-half-A0-B0.xcf2021-09-12 16:45 15K 
[IMG]CMOS-NAND-gate-half-A0-B0.png2021-09-12 16:45 2.3K 
[ ]CMOS-NAND-gate-A1-B1.xcf2020-09-02 07:27 21K 
[IMG]CMOS-NAND-gate-A1-B1.png2020-09-02 07:27 1.4K 
[ ]CMOS-NAND-gate-A1-B0.xcf2020-09-02 07:27 22K 
[IMG]CMOS-NAND-gate-A1-B0.png2020-09-02 07:27 2.3K 
[ ]CMOS-NAND-gate-A0-B1.xcf2020-09-02 07:27 21K 
[IMG]CMOS-NAND-gate-A0-B1.png2020-09-02 07:27 1.4K 
[ ]CMOS-NAND-gate-A0-B0.xcf2020-09-02 07:27 21K 
[IMG]CMOS-NAND-gate-A0-B0.png2020-09-02 07:27 1.4K 
[ ]CMOS-AND-gate.circ2020-09-02 07:27 4.1K 
[ ]CMOS-AND-gate-half.circ2020-09-02 07:27 3.4K 
[ ]CMOS-AND-gate-half-A1-B1.xcf2020-09-02 07:27 18K 
[IMG]CMOS-AND-gate-half-A1-B1.png2020-09-02 07:27 1.5K 
[ ]CMOS-AND-gate-half-A1-B0.xcf2020-09-02 07:27 19K 
[IMG]CMOS-AND-gate-half-A1-B0.png2020-09-02 07:27 2.2K 
[ ]CMOS-AND-gate-half-A0-B1.xcf2020-09-02 07:27 19K 
[IMG]CMOS-AND-gate-half-A0-B1.png2020-09-02 07:27 1.5K 
[ ]CMOS-AND-gate-half-A0-B0.xcf2020-09-02 07:27 19K 
[IMG]CMOS-AND-gate-half-A0-B0.png2020-09-02 07:27 1.9K 
[ ]CMOS-AND-gate-A1-B1.xcf2020-09-02 07:27 22K 
[IMG]CMOS-AND-gate-A1-B1.png2020-09-02 07:27 1.6K 
[ ]CMOS-AND-gate-A1-B0.xcf2020-09-02 07:27 22K 
[IMG]CMOS-AND-gate-A1-B0.png2020-09-02 07:27 1.6K 
[ ]CMOS-AND-gate-A0-B1.xcf2020-09-02 07:27 22K 
[IMG]CMOS-AND-gate-A0-B1.png2020-09-02 07:27 1.7K 
[ ]CMOS-AND-gate-A0-B0.xcf2020-09-02 07:27 22K 
[IMG]CMOS-AND-gate-A0-B0.png2020-09-02 07:27 1.6K 
[ ]CMOS-AND-NOT-gates.circ2020-09-02 07:27 5.2K 
[ ]CMOS-AND-NOT-gates-A0-B0.xcf2020-09-02 07:27 31K 
[IMG]CMOS-AND-NOT-gates-A0-B0.png2020-09-02 07:27 1.8K 
Apache/2.4.10 (Raspbian) Server at grazulis.lt Port 80